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Abstract—The substrate noise coupling problems in today’s
complex mixed-signal system-on-chip (MS-SOC) brings a new
set of challenges for designers. In this paper, we propose a global
methodology that includes an early verification in the design flow
as well as a postlayout iterative optimization to deal with substrate
noise, and helps designers to achieve a first silicon-success of
their chips. An improved semi-analytical modeling technique
exploiting the basic behaviors of this noise is developed. This
method significantly accelerates the substrate modeling, avoids the
dense matrix storage, and, hence, enables the implementation of
an iterative noise-immunity optimization loop working at full-chip
level. The integration of the methodology in a typical mixed-signal
design flow is illustrated and its successful application to achieve
a single-chip integration of a transceiver is demonstrated.
Index Terms—Mixed-signal ICs, RF designs, substrate noise,
system-on-chip, transceiver design, verification.
I. INTRODUCTION
TODAY’S mixed-signal system-on-chip (MS-SOC) can in-clude, on a single chip, such heterogeneous designs as em-
bedded DRAM, digital, analog, RF front-ends, complex mixed-
signal, microprocessor, DSP, etc. This situation leads to two
seemingly contradictory requirements on design methodology:
on one hand, higher levels of abstraction is needed to cope with
the added complexity in design, while at the same time, the
shrinking process technologies and the single-chip integration
requires inclusion of lower level details. The unprecedented im-
pact of lower level physical effects such as interconnect para-
sitics, cross talk, as well as substrate bounce, IR drops, and in-
ductance effects represent enormous challenges for electronics
design automation (EDA) tool developers [1]. Currently, de-
signers are often forced to drift away from the transistor-level
physical phenomena to higher levels in the design hierarchy, to
be able to manage the increasing complexity of their designs. In
this context, the potential of computer simulation in aiding the
design decisions is becoming evident.
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For instance, the relentless drive toward a single chip inte-
gration of digital and analog circuits has opened the door to a
host of challenging noise coupling effects which should be con-
trolled [2]. The switching activity of digital subcircuits injects
spurious signals into the substrate through the reverse-junction
capacitances or by impact ionization (hot carriers). Moreover,
the transient current consumed, generates fluctuations in the
internal supply voltage ( ). These transient
voltages couple through metal lines and through the substrate
to the sensitive parts of the chip corrupting their functionality
by body effect or capacitive coupling. The problem becomes
more acute if RF sections are added to the chip. In fact, many
side effects that corrupt the RF signal such as: local oscillator
(LO) leakage, self mixing, dc offset, and oscillator pulling and
pushing, are partially due to the substrate coupling and supply
noise. Moreover, side-band spurs, jitter and phase noise [3]–[6],
which leads to dramatic change in the frequency spectrum and
timing properties are also enhanced by the switching noise
that gets coupled to the voltage-controlled oscillator (VCO)
through the substrate from the high speed divider/counter
circuit of phase-locked loop (PLL) or from digital subcircuits.
Currently, only RF front-ends with frequency synthesizers
are sometimes integrated for such demanding applications as
wireless phones. Efforts are underway, however, to integrate the
entire transceiver for relatively undemanding applications such
as RF identification systems and wireless local-area networks.
The principal strategies to limit substrate noise coupling
are [5], [6]: using multiple pins/wires assignment for on-chip
power supply/ground, in order to reduce the value of the
corresponding parasitic inductance; splitting supply lines
and terminals of noisy and sensitive blocks; installing guard
ring with dedicated on-chip ground; increasing the distances
between noisy and sensitive circuits; using on-chip decoupling
capacitance; using special package like ball-grid array package
or flipchip; adopting differential topology for analog design;
using silicon-on-insulator or triple-well technology etc. How-
ever, without the ability to analyze the true effects of substrate
noise, many of these techniques are often over deployed,
resulting in longer design cycles and increased manufacturing
costs. Thus it is highly desirable to select the correct noise
avoidance strategy to save valuable silicon area and avoid the
use of costly process or packaging solutions. Many authors
[8]–[15] have proposed useful techniques to the EDA tool
developers, to improve the substrate modeling methods. The
most precise solution for substrate modeling certainly comes
from the use of solver based on finite-difference method (FDM)
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or boundary-element method (BEM). However, despite the
improvements realized in this domain, the computational effort
involved in computing by field solvers is still considerable
to enable full-chip MS-SOC analysis. In addition, even if
the size of the circuits enables the substrate extraction, the
storage and the manipulation of the enormous resulting
matrix of coupling resistances, is impractical [16]. In fact, in
practical MS-SOCs, the number of coupling resistances can
reach several millions. Some approaches were proposed to deal
with the complexity encountered when simulating large and
dense coupling networks [15]–[17]. Recently [17], an approach
inspired by wavelets to sparsify the dense conductance matrix,
was proposed. However, even though the multilevel represen-
tation presented offers greater flexibility, the method is less
mature and has difficulty in handling problems with multiple
geometric scales [16]. Other approaches, which are worthy
of further investigation, are presented in [16]. The BEM has
been successfully adapted to the substrate modeling problem
[9], [10]. This method reduces the complexity of the problem,
as it requires only a 2-D discretization, matching the layout
of the circuit, and uses the fast Fourier transform algorithm
to compute the impedance matrix. Storage and inversion of
the resulting impedance matrix, however, make the required
computational effort often prohibitive, even for relatively small
circuits. As a result, noise coupling analysis at full-chip level
can quickly become intractable. All these prior studies try
to resolve the problem from a numerical point of view and
without taking into account neither the physical phenomena
that govern the noise coupling nor the characteristics of the
analyzed circuits. The substrate coupling depends strongly on
the kind of the circuit, the technology used, the layout, the
substrate doping profiles, and package parasitics. A successful
extraction/sparsification method is thus only possible by taking
all these aspects into consideration. On the other hand, without
a design-oriented methodology that efficiently uses these
tools in the design flow, the substrate coupling problems will
continue to lead to prolonged design cycles, and missed market
opportunities. We have recently proposed a methodology based
on this analysis, for a successful single-chip integration of RF
transceivers [8], [18].
In this paper, we propose a global methodology as well as
a suite of tools to deal with substrate noise problems and en-
ables designers to achieve an optimal integration and first sil-
icon-success of their chips. The first ultimate objective is to
verify early in design flow if the noise coupling will corrupt
the functions of the system. This verification process enables
us to make necessary design changes before physical imple-
mentation of the system, resulting in a significant reduction of
the delay and the cost of the operation. However, the verifica-
tions at these stages are highly domain/circuit specific and can
not be easily generalized or automated. Nevertheless, a gen-
eral strategy to guide designers in the early analysis can be for-
mulated. On the other hand, the substrate coupling is essen-
tially a global problem that depends on the full-chip layout,
the technology used, and the package parasitics. Therefore, a
strategy considering all these aspects in an iterative noise-im-
munity optimization loop, at full-chip level, is proposed. A suc-
cessful application of this iterative strategy is only possible if
Fig. 1. Flow diagram of SubCirl methodology.
a high-speed substrate modeling extractor is available. A new
approach, which combines a thorough physical comprehension
of the noise coupling fundamentals and an improved version of
the BEM, to build such high-speed extractor, will be illustrated.
We have chosen to improve BEM, because it is a semi-analyt-
ical method and thus lends itself to an adaptation to the physics
of specific problems much more readily than do pure numerical
methods such as the FDM. The low computational efforts re-
quired as well as speed and accuracy reached by the proposed
method, make it one of the most promising alternatives, able to
verify complex MS-SOCs even with multimillion transistors. To
enable a comparison with FDM and classical BEM, a relatively
simple test chips with 1700 to 5000 transistors will be used in
our study.
This paper is organized as follows. In Section II, a method-
ology for noise verifications early in the design stage is de-
scribed. Section III outlines a hierarchical strategy for post-
layout substrate modeling and the improvements introduced in
the BEM. In Section IV, an iterative verification/optimization
procedure is presented. An application of our methodologies
and tools to achieve a single-chip integration of a transceiver
dedicated to ISM applications is illustrated in Section V.
II. EARLY VERIFICATIONS IN THE DESIGN FLOW
The cost of design corrections grows exponentially as we
go deeper in the design flow, and waiting until the full-system
implementation to verify noise-coupling problems generates
an unsupportable additive delay and cost. To deal with this
problem, we have developed the methodology entitled SubCirI
and illustrated in Fig. 1. The high-level role of this methodology
is to verify the analogue components and/or RF front-end early
in the design flow, and to make sure that they will continue
to meet the desired specifications even in their future noisy
environment. This methodology will enable us to make deci-
sions during the circuit-level design, and to focus on the analog
and RF parts which do not meet the desired specifications in
the presence of the digital switching noise. The possibility of
redesigning sensitive sections to be more robust as well as
redesigning perturbing sections to generate less noise is then
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considered. Eventually, the noise attenuation required to save
the basic functionality of the system will be estimated. This
information is very helpful to estimate the failure risk as a
function of the technology and the package expected to be
used. The blocks which meet specification with larger margin
than required can also be relaxed, saving cost and power [19].
As shown in Fig. 1, the successful construction of such
methodology is only possible through a well-considered ap-
proach of three different aspects: 1) the model of substrate and
supply noise produced by perturbing circuits; 2) the sensitivity
to noise for analog and RF blocks; and 3) the estimation of the
noise-transfer functions from noisy blocks to sensitive parts.
In our study, a worst case where the substrate is modeled as a
single node, causing no attenuation of the noise between dif-
ferent placements of the chip, is used in a first stage. Therefore,
we can verify if the analog and RF circuits meet the figures of
merit defined by the designers, even in presence of substrate
noise and eventually determine which attenuation is necessary
for this.
A. Spectral Estimation of Switching Noise
Several kinds of circuits can generate supply/substrate noise.
In general, digital circuits are the noisiest parts of the chip. How-
ever, some analog cells, especially those with voltage/current
transients or large signals such as power amplifiers, can be noise
generators as well. For large circuits, the simulation at tran-
sistor-level makes the exact switching noise evaluation very de-
manding in terms of memory and extraction time and even in-
feasible in several cases. To deal with this complexity, useful
techniques have been proposed in the literature [20], [21]. The
methodology of [21], for instance, uses a macromodel library
of digital cells that includes package parasitics, in combination
with VHDL switching events simulation, to generate the tran-
sient noise of digital circuits. Because of the high-level nature
of the method, it seems to be the more compatible approach for
our SubCirI methodology. In the case of small and medium size
perturbing circuits, SPICE-like simulator is sufficient to simu-
late the power spectral density of their noise, as will be seen in
Section V.
B. Noise Effects on Analogue Circuits
The principal impact of the noise on analog circuits is to
limit the minimum signal that can be processed with accept-
able quality and, therefore, to limit their sensitivity. The key
metric, characterizing the circuit performances in a noisy en-
vironment, is the signal-to-noise ratio (SNR). However, the va-
riety and complexity of analog cells makes a unified physical ex-
planation of how the noise affects their performances almost im-
possible. Our requirement of evaluating whether the analog/RF
functionalities are corrupted is only possible with an accurate
transistor-level analysis of each potentially sensitive circuit sep-
arately. The analog circuits of mixed-signal systems are often
designed with a differential topology. Therefore, the supply and
substrate noise appears as common-mode (CM) perturbations
and should be rejected by the balanced operation. In reality,
however, neither are the circuits fully symmetric nor does their
current sources exhibit an infinite output impedance. For in-
stance, nominally identical devices suffer from a finite mis-
Fig. 2. Substrate modeling flow.
match due to uncertainties in each step of the manufacturing
process. As a result, the analogue operations, even differen-
tial, can be seriously affected by the CM supply and substrate
signals. The key metric that characterize the CM to differen-
tial conversion is the CM rejection ratio (CMRR). The CMRR
is defined as the undesirable differential component produced
by CM variations, normalized to the wanted differential output.
Therefore, the CMRR is very good optimization parameters for
SubCirI, enabling to evaluate the failure risk of analog opera-
tions in a noisy environment. On the other hand, many studies
of noise impact on specific blocks such as Mixers, VCO, LNA
have been published [4], [26], [27]. These works provide a very
useful background for a successful application of our method-
ology.
III. POSTLAYOUT SUBSTRATE MODELING
In this section, we will show how a good physical analysis
of the noise coupling in MS-IC will enable us to build an ef-
ficient hierarchical postlayout modeling strategy. The substrate
coupling verification flow will be broken into a set of indepen-
dent modeling stages as shown in Fig. 2.
The crucial result we demonstrate here, is that the accuracy
parameters governing the global substrate coupling, that is the
interblock coupling, are different from those governing the local
transistor level coupling (i.e., intrablock coupling). As a result,
we can accurately analyze the interblock substrate coupling with
a coarse local intrablock coupling representation. At the same
time we can accurately analyze the transistor level substrate cou-
pling with a coarse global interblock substrate coupling repre-
sentation. The BEM will be adapted to our substrate modeling
strategy and improvements will be introduced to accelerate the
parasitic extraction and avoid the dense matrix storage.
A. BEM Approach
We will briefly describe the application of the BEM to the
substrate noise problem. The more common formulation ap-
plied to the solution of Laplace’s equation is using the Green’s
function. The Green’s function in a medium with prescribed
boundary conditions is defined as the potential at any point in
the medium due to a unit current injected somewhere in the
medium. For the substrate problem, the boundary conditions
are Dirichlet boundary for voltage ( ) at the backplane
and Neumann boundaries ( ) at the remaining faces.
The substrate without a grounded backside can be simulated
after inserting artificial layer with high resistivity between the
actual substrate and the backplane. Based on this formulation,
we will consider a system of planar contacts on the top of a
substrate. The substrate is composed in homogeneous layers,
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and each layer is characterized by its conductivity. Each contact
is then subdivided into a set of panels so that we can consider
the current as constant at each panel. This results in a system
with panels. For such a system, the relation between the
total panels potentials ( ) and total currents through
each panel ( ) is given by . Where
( ) is the impedance matrix. Obtaining each entry in
this impedance matrix requires computing an integral involving
the Green’s function over the appropriate contact surfaces.
The impedance matrix elements and the substrate Green’s
function has been previously computed in analytical form [9]
and shown to be
(1)
where and are the substrate lateral dimensions, and the
surfaces of the panels and , and is a function representing
the effects of the conductivity and the thickness of the substrate
layers, and computed using a recursion formulas as shown in
[19]. According to the boundary conditions of the substrate and
the positions of the panels on the substrate, can be expressed
as a function of 64 2–D discrete cosine transform (DCT) coef-
ficients ( ), with
(2)
is a function of , and the terms are determined
from the ratio of contacts coordinates and substrate dimensions.
For more details, see [9] and [10]. A high-speed computation
of those coefficients can be made using the fast Fourier trans-
form. Once the impedance matrix is computed, one needs
to invert it, to generate the admittance matrix . The time and
memory hungriest step in BEM is the storage and inversion of
the impedance matrix. In general, the matrix is very dense
and its inversion involves such a considerable effort that it is dif-
ficult to handle problems with a large number of contacts [16].
B. Interblock Coupling
1) Fundamentals: Several investigations of the substrate
noise coupling process were performed in order to capture their
fundamental characteristics. As most CMOS logic elements can
be reduced or decomposed into CMOS inverters, the designed
substrate noise evaluation chips (Fig. 3) include inverters
with varying from 12 to 1200.
For lightly doped substrate (the standard technology in RF
ICs), it is obvious that the metal connecting the ground/ sub-
strate contacts provides the lower impedance path to spurious
signals. In addition, the power supply noise is generally sev-
eral orders of magnitude higher than spurious currents injected
through the Sources/Drains into the substrate [6], [7]. As a con-
sequence, our analysis will target the parasitic coupling between
/ground contacts of the various blocks. On the other hand,
Fig. 3. Schematic and layout of substrate-coupling evaluation chip.
the FET and bipolar transistors have a capacitance to the sub-
strate in the range of few fF and (at 0.15
GHz), which can be considered as infinite compared to typical
substrate resistances. Consequently, we can predict that their
presence around on-chip ground/ contacts have no effects
on the isolation between the ground/ contacts. However, at
the same time, the impedance of the transistors to substrate
decreases at high frequency and for large circuits. Therefore,
the first questions that emerge are: according to these consid-
erations can we consider only ground/ contacts of the chip
while formulating the substrate model, and what the limit of that
model is in terms of frequency and number of transistors? To
answer these questions, simulations are performed on several
chips with 12 inverters for the smaller and 1200 inverters for the
larger. A typical tested chip schematic and layout are illustrated
in Fig. 3. During this study, we will extract an accurate 3-D
model for the substrate of each chip, using the FDM-based ex-
tractor SubstrateStorm [13] with very fine meshes, we will add
the netlist of the circuits (i.e., inverters) and a typical package
model (wires inductances nH), and afterward we perform
the simulation of the transfer function . As shown
in Fig. 3 the transfer function represents the isola-
tion between the noisy inverters on-chip ground contacts and
the sensitive on-chip ground contacts. Two models will be com-
pared. The first model is the Full-SubMode,l where the substrate
model of the full layout considering PMOS, NMOS, Wells, ,
and ground contacts was extracted, the typical resulting network
for one inverter is illustrated in Fig. 4(a). The second model
is the Simplified-Sub Model, where the capacitors (i.e., nMOS
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Fig. 4. Typical extracted network for one inverter: (A) with full SubModel;
and (B) with simplified SubModel.
Fig. 5. On-chip ground-to-ground isolation (H = V =V ) for 12 and 1200
inverters as a function of frequency using simplified and full substrate models.
to substrate capacitance and nwell to substrate capacitance) are
considered as open circuits and so only ground contacts of the
layout were considered for substrate modeling. The typical re-
sulting network with the Simplified-Sub Model for one inverter
is illustrated in Fig. 4(b).
As shown in Fig. 5, the simplified and full substrate models
show an excellent agreement for all frequencies and numbers
of inverters considered. The reason is as follows: the coupling
path from to can be decomposed into parallel paths,
and each path decomposed into tow principal coupling path
[Fig. 4(b)] an indirect paths through the NMOS ( )
in parallel with a direct path through the substrate ( ). The
term is much larger than for two reasons:
the low value of and high value of (indirect path).
In addition, even if the equivalent impedance of the indi-
rect path ( ) decreases for large circuits (i.e., large
) the equivalent impedance of the direct path ( ) also
decreases proportionally, and thus, remain the dominant cou-
pling paths. Note that the package substrate system (
) becomes a high-pass filter, with a corner fre-
quency of .
For a final validation of the simplified model and a more
realistic accuracy comparison, measurements on a real design
(Fig. 6) that is representative of mixed signal design style and
complexity are achieved. The tested circuit (Fig. 6) is a trans-
ceiver dedicated to ISM applications (see Section V for more de-
tails). In this circuit the power amplifier (block I) is the strongest
noisy blocks and we would like to evaluate the isolation between
their on-chip ground contacts and those dedicated to the other
subcircuits of the chip (block II). The on-chip contacts of the
chip are, however, physically inaccessible due the package, and
the on-chip ac ground to ground transfer function considering
the substrate, the package and the devices of the chip, such as
those extracted by simulation and shown in Fig. 5, are impos-
sible to achieve experimentally. To overcome this limitation,
we have achieved dc measurements of the resistance equiva-
lent to the distributed network linking the substrate ground con-
tacts of the PA to the substrate ground contacts the other blocks.
In fact, the package parasitics has only a negligible effect on
dc measurements and hence the on-chip ground to ground sub-
strate model can be measured from the outside that is through
the package corresponding nodes. Afterwards, we have added
to the measured substrate model the package model and the
schematics of the circuits and we have used a SPICE-like simu-
lator to achieve the ac simulation of the ground to ground isola-
tion. The results are illustrated by curve (1) in Fig. 6. For com-
parison the same simulation is achieved, but instead of the mea-
sured network, an extracted network using FDM and consid-
ering only ground contacts of the layout [i.e., Simplified Sub-
Model of Fig. 4(b)] is used. The results are illustrated by curve
(2) in Fig. 6 and as expected the simplified substrate models
shows a good agreement with the measured one for all the con-
sidered frequencies.
The second question now is, according to the fact that
contacts are isolated using n-well in CMOS technology, can we
neglect -to- and -to-ground coupling and consider
only ground contacts of the layout when we perform the
substrate model? To answer this question, simulations of the
noisy- to sensitive-ground isolation [ Fig. 4(a)]
were performed for the chips with 12 to 1200 inverters of Fig. 3
and compared with . The results are shown in Fig. 7.
The values of ground-to-ground isolation ( ) are very
low compared to -to-ground isolation ( ) values in
low-frequency range and within the same order of magnitude
in the high-frequency range. Therefore, the low-frequency
components of the power supply noise at are effectively
filtered by well-junction capacitances and the high-frequency
components is only attenuated. Hence, neglecting the and
wells in the substrate model can lead to an underestimation of
the high-frequency noise effects.
In conclusion, by considering only a layout with , ground
contacts and wells for substrate model we can analyze and com-
pare the isolation between various blocks of the circuits without
any significant loss of accuracy and with a considerable gain in
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Fig. 6. Transceiver chip and the simulated ground-to-ground isolation between the PA (block I) and the other subcircuits of the chip (block II): (1) using the
measured substrate model and (2) using the substrate model extracted by FDM.
Fig. 7. On-chip V -to-ground isolation (V =V ) and ground-to-ground
isolation (V out=V in1).
terms of execution time and memory used. Note that all these
simulations were repeated for various positions of the inverters
and sensitive contacts on the chip, and exactly the same conclu-
sions were made.
2) Numerical Analysis: FastBEM: As demonstrated in the
previous section, a layout with wells, , and ground contacts,
is sufficient to have an accurate representation of the interblock
substrate coupling. Despite these simplifications of the layout,
the resulting network remains too dense to enable the targeted
full-chip analysis. Therefore, further modification in numerical
methods has been made in order to reduce computational ef-
forts. The crucial observation we make here is that the ground
substrate contacts (or contacts) of each block of the chip are
linked by metal lines. Hence, all substrate coupling paths be-
tween them are shorted. We can, therefore, consider the ground
contacts (or contacts) of each block (supposed to have its
own on-chip ground) as a single contact, while performing in-
terblock substrate coupling. Consequently, the discretization ex-
plained in Fig. 8 is sufficient for an accurate interblock coupling
representation.
In fact, since we focus on the coupling path between the var-
ious blocks of the chip, we can consider that the currents at the
Fig. 8. MS-SOC Partitioning example for fast interblock coupling analysis.
contacts positioned near the edges of each block are very high,
compared to the currents at the contacts situated in its center.
Therefore, the edge contacts are the most dominant coupling
paths between blocks. This is the reason why a fine partition
should be used in the edge regions. As we move toward the
center of the block, the role of the contacts in the interblock
coupling becomes progressively weaker, and hence, we can use
increasingly coarser partitions. The currents at the ground con-
tacts (respectively, contacts) of each partition are considered
to be constant.
The question that emerges now is: how to exploit this par-
tition to speed up the numerical computation? Let us consider
two partitions of the chip and , having and number of
contacts respectively (Fig. 8).
Since we assume that the currents ( ) of the contacts, the
currents ( ) of the contacts are constant, the impedance
representing the substrate coupling between the two partitions
can be defined as
(3)
and are the surfaces of each contact in the partitions and
( and ), is the Green’s function of the
substrate, and are the current and the potential of the con-
tacts in partitions ( and ) respectively. From a decomposition
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of the integrals on each contact within the partitions and , we
obtain
(4)
The double integrals in this equation represent the impedance
between the contact of partition , and contact of partition
. Thus can be represented by a sum of impedances ( )
between the contacts of each partition as
(5)
Using the same procedure with some algebra, we can relate
to the impedance between the contacts of the partition . Thus,
we obtain
(6)
As mentioned earlier, the time hungriest step in BEM is the
storage and inversion of the impedance matrix. Our algorithm
transforms this impedance from a matrix of elements, with
the number of contacts, to an impedance matrix of ele-
ments, with is the number of partitions. Therefore, the gain
in computational cost is evident. Suppose that the chip of Fig. 8
is composed of one million of contacts. The memory required
to store the impedance matrix entries is . If each block
is decomposed into 1000 partitions, with a chip of 7 blocks, the
memory requirement is . The memory gain is, thus,
considerable ( ). The inversion requirement by LU factoriza-
tion, for example, is , and the gain in execution time by
our procedure is more important.
We would like to point out that the inversion of the matrix,
without partitioning simplification, is problematic for another
extremely important reason. The admittance matrix elements
that we would compute are very heterogeneous. The cor-
responding to the geometrically distant panels are very small,
especially for high-resistivity substrate and when the number
of panels between the and is significant. At the same time,
the elements corresponding to neighboring panels are very
large. The system matrix that results, may be ill-conditioned. In
this context, the unavoidable physical and numerical errors, al-
though small, can lead to wrong results and even nonphysical
values for a number of low elements. The meshing strategy
resolves the problem due to the following three effects. First,
the number of matrix entries is significantly reduced, which de-
creases the numerical inversion errors. Second, by choosing the
edge partition to be smaller center then center one (Fig. 8), the
large elements of the current density vector near the edges are
compensated by smaller area, so that more uniform total current
vector is obtained. Third, by decreasing the number of effective
contacts that can exist between geometrically distant ones, we
reduce the probability of having very weak elements. The
algorithm of the method is represented below:
FastBEM for interblock model (Algorithm 1)
Compute the coefficients;
Discretize The chip of blocks into
partitions; /* is an accuracy control
parameter see Fig. 8*/
Discretize ensemble of ground/ con-
tacts into ensemble; /* each ensemble
in each partition is considered as inde-
pendent*/
Compute the matrix;
For from 1 to
For from 1 to
for from 1 to /* nbr of con-
tacts in the ensemble */
for from 1 to /* nbr of con-
tacts in the ensemble */
Compute ;
Compute ; /* from (5) if else
from (6)*/
Compute the matrix; /* By LU
fact. ( ) or GMRES ( ) */
Compute the matrix;
For from 1 to
from 1 to
; /* for */
; /* for */
C. Intrablock Transistor-Level Coupling
Once the block-to-block substrate coupling is well repre-
sented, we are interesting on the intrablock coupling. For this,
we will distinguish between the noisy block modeling and the
sensitive block modeling.
1) Sensitive Analog Block: The sensitive analog blocks can
require a more accurate substrate model. In fact, for some analog
circuits, the substrate resistances can have a direct effect on
their performances, independently of the noise coupling. For in-
stance, the noise figure of an LNA can be affected by the sub-
strate resistance thermal noise. The substrate resistances can
also result in a change in the input/output matching of LNA,
reducing its gain and its reverse isolation [26]. Moreover, The
standard process technologies, produces substrate with three-di-
mensional (3-D) contacts (wells, collectors), vertical and lat-
eral doping profiles (channel stop, well, triple-well, buried layer,
heavily doped bulk substrate, etc.), and complex 3-D structures
(trench oxide, thick metal, integrated inductor, bonding path…).
Using a multilayer substrate representation, the BEM handles
vertical conductivity variation with high accuracy, but ignore to-
tally its lateral variation. This situation can leads to severe errors
in the substrate models of the 3-D structures. For this reason,
in all modern analog and RF process technologies, an accurate
scalable substrate model deduced from measurements is added
the SPICE models of all critical components such as passive
elements (varactors and inductors) as well as active elements
such as bipolar transistors. The substrate of those elements is
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Fig. 9. MS-SOC partitioning example for fast intrablock coupling analysis
of the targeted sensitive block and 2-D representation of the corresponding
substrate with the resulting network.
thus handled at device-level as illustrated in Fig. 9, and the in-
trablock model will be used only to link their ground contacts
to the other elements of the layout. Windowing strategy, con-
sidering only this part of the chip (block A) can be used to ex-
tract this interblock substrate network. However, the substrate
resistance between the ports at the edge of the considered block
can be influenced by the interblock coupling of this block to its
neighbors.
To consider the effects of the interblock coupling on the in-
trablock substrate model without a significant increase in the
computational cost the methodology based on the partitioning
of Fig. 9 is proposed. The partitioning process used for tran-
sistor-level coupling analysis is the inverse of the one used for
interblock coupling. We use very fine partitions inside the sensi-
tive block of interest. The partitions increase in size as we go far
from the analyzed block. The partition around the analog block
of interest, are only used for modeling the effects of distant con-
tacts on the intrablock resistances values, and since this effect
becomes negligible as we go far from the analyzed block the
partitions become coarser.
It is worth noting that only the part of the resulting
block-to-block network concerning the substrate coupling of
the block (A) to their neighbors is accurately represented when
we use the partition of Fig. 9. Therefore, once the intrablock
coupling is finished, we eliminate the block-to-block network
(elements represented by dotted lines in Fig. 9) and we replace
it the network extracted by the interblock methodology of
Section III-B2. As for interblock strategy, the currents in the
partitions around the handled circuit will be supposed constant,
and the same analytical formula [(5) and (6)] will be used to
speedup the computation and avoid a large ill-conditioned
matrix. The algorithm of the method is represented below.
FastBEM for intrablock model (Algorithm 2)
Discretize The chip of blocks into
partitions; /* is an accuracy control
parameter see Fig. 8*/
Fig. 10. MS-SOC substrate model example with interblock and intrablock
resulting network.
Discretize ensemble contacts into
ensemble; /* each ensemble in each parti-
tion is considered as independent*/
Compute the matrix;
For from 1 to
For from 1 to
for from 1 to /* nbr of con-
tacts in the ensemble */
for from 1 to /* nbr of con-
tacts in the ensemble */
Compute ;
Compute ; /* from (5) if else
from (6)*/
Compute the matrix; /* By LU
fact. ( ) or GMRES ( ) */
Compute the matrix;
For from 1 to
from 1 to
; /* for */
; /* for */
2) Noisy Blocks: In addition to power-supply noise, the
switching activity of digital blocks injects spurious signals
in the substrate through the reverse junction capacitances of
transistors or by impact ionization (hot carriers). Transistor
neighboring substrate contacts pick up the most of these sig-
nals. We can expect that the substrate model at transistor level
will have an effect on this kind of noise. We can also predict
that connecting the bulk of each transistor directly to ground
will represent the worst coupling case. The circuits optimized
with this configuration will work, but with a larger margin
than necessary. On the other hand, each transistor is linked
to substrate ground by impedance equal to ( ).
As is of about few fF, the substrate resistances play only a
negligible role in this coupling. In conclusion, for all noisy
blocks, we can connect the bulk of NMOS transistors directly
to ground (respectively, PMOS to ) without a significant
loss of accuracy.
Finally, the full resulting network after inter and intrablock
methodology application is illustrated in Fig. 10
D. Computational Results
In this section, we present examples that show the accuracy
and the efficiency of the proposed methodology. We focus on
the interblock substrate modeling, since it is the crucial process,
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Fig. 11. Overview of substrate coupling evaluation chip. Test structure [4
blocks (I-III, and IV) – 864 Inverters – 600 600 m] and an example of the
extracted substrate model.
Fig. 12. Substrate profiles used for extraction:P low-resistivity substrate;P
high-resistivity substrate; P high_resistivity and low substrate thickness.
enabling us to evaluate the efficiency of the isolation strategy
adopted, such as the block placement, the guard ring distribu-
tion, the multiple bond-path assignment, etc.
A real design, that is representative of mixed-signal design
style and complexity, will always give the most realistic accu-
racy benchmark results. At the same time, most CMOS logic
elements can be reduced or decomposed into CMOS inverters.
Therefore, the test layout used for preliminary verifications is
presented in Fig. 11. It is composed on 4 blocks (I-IV) repre-
senting 864 inverters.
Several experiments, using three substrate doping profiles
(see Fig. 12), will be performed. The first two profiles are
the low-resistivity and the high-resistivity profiles used in
typical CMOS and BiCMOS technology. The third one is the
high-resistivity substrate, but with only 50 m as thickness. The
weak thickness will enable a fine meshes discretization, for an
accurate FDM analyzes. The FDM and classical BEM will be
used for the comparisons. For most design teams, accuracy is
the most important aspect of an extraction benchmark. For each
of the substrate profiles indicated, extraction was performed
between the ground and the contacts of the blocks.
Table I(a) and (b) shows the interblock computed resistances
with BEM and the proposed method (Fast BEM), of respectively
Substrate P1 and P2 of Fig. 12. As shown in Fig. 11, R I-0, for
instance, is the computed resistance between the ground con-
tacts of block I and the backplane of the substrate and R I-II
is the resistances between the ground contacts of block I and
those of block II. Table II shows a comparaison between the
results of BEM, FastBEM, and FDM in the case of P3 profile
(Fig. 12). The agreement between the results of BEM, FDM, and
FastBEM (Algorithm 1) is evident for all profiles considered.
Table III summarizes the computational cost of the three
methods. “Runtime line” represents both User (the time to
execute the command run_extraction_job) System (the addi-
tional system time to complete the job) time of the extraction
including postprocessing. “MaxMem line” represent the peak
TABLE I
INTERBLOCK SUBSTRATE RESISTANCES OF THE TEST-CHIP: LOW-RESISTIVITY
PROFILE P (ON THE LEFT); HIGH-RESISTIVIY PROFILE P (ON THE RIGHT)
(a) (b)
TABLE II
INTERBLOCK SUBSTRATE RESISTANCES OF THE TEST-CHIP
USING LOW-RES, PROFILE P
TABLE III
PERFORMANCES COMPARISON BETWEEN THE EXTRACTION
METHODS IN THE CASE OF P3 PROFILE
(*) i.e., without K(p; q) computation time
memory usage over the total runtime, including input data
processing, parasitic extraction, and writing outputs. For
runtime, as for peak memory usage, the supremacy of the
FastBEM is evident. It should be noted also that this supremacy
is increasingly important as the test cases will include a larger
and more complex designs.
IV. METHODOLOGY FOR A FINAL OPTIMIZATION
The final stage of our methodology is named SubCirII,
and its flowchart described in Fig. 13. In this approach, we
use the full package and substrate model in an iterative ver-
ification procedure of large varieties of isolation strategies.
The visited strategies are those mentioned in Section I, that
is: floorplanning, guard ring placement, pinning strategy, etc.
This methodology will enable us to achieve the best noise
rejection, by choosing the best isolation techniques for a given
technology, circuit and package. We can also verify if we can
meet the attenuation specified in SubCirI without changing
the package or splitting the digital and the analog parts of the
circuits.
The attenuation between sensitive and perturbing parts of the
circuits depends essentially on substrate, package, and wire par-
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Fig. 13. Flow diagram of SubCirll methodology.
asitics. The algorithm developed in Section III-B2 fits very well
the low computational efforts and accuracy requirements of this
iterative method. In fact, the verification and comparison of
large variety of isolation strategies are necessary to achieve the
best noise rejection. For this purpose, we can also use a suite of
tools based on numerical FDM. The base feature of the numer-
ical method (FDM) is the high accuracy of the generated 3-D
substrate model, since it can handle lateral and vertical resis-
tivity variations and also arbitrary substrate geometry. The full
chip simulation, however, makes the exact substrate coupling
evaluation cumbersome. This problem is particularly critical for
lightly doped substrate where the single-bulk-node model is not
valid and a mesh over the entire substrate is necessary. Although
sparse nonuniform grids can be used to speed up the extraction,
an enormous amount of the surface mesh is necessary to match
the full layout.
V. CASE STUDY
The first purpose of this study is to show how to use the
methodology, SubCirI, to help a single-chip integration of a
BiCMOS super-regenerative transceiver dedicated to ISM ap-
plications [22], [23]. The substrate used is lightly doped with a
resistivity of 20 cm. The basic block diagram of a super-re-
generative receiver is very simple [22]: the RF input is con-
nected to an isolation amplifier, followed by a gain stage con-
nected in closed loop with a selective network. This stage repre-
sents an oscillator whose startup time depends on the RF signal
at the input. The gain of the amplifier is periodically modified
Fig. 14. Transceiver chip and PA schematic. Version l(load 1 with only
off-chipC ): C = 5:5 pF; L = 5 nH; R = 300 
; Version 2(load 2 with only
on-chip C ):C = 2 pF;L = 5 nH; R = 300 
.
below and above the critical oscillating conditions by the quench
signal and the demodulation is achieved through detection of
the envelope of the output signal of the oscillator. The trans-
mitter is based on the oscillator of the receiver. This oscillator,
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Fig. 15. (a) Spectrum of spurious tones generated by a 0.01 V/1 MHz signal at the control path of the oscillator. (b) The maximum tolerated noise PSD by the
oscillator to have an out-of-channel spurs lower than  70 dBc.
which is followed by a power amplifier (PA), is able to deliver
a minimum of 0 dBm to a differential load. In this design the
power amplifier, with its associated bond-path and wires are the
strongest transmitters of cross-talk.
In the first designed version, an off-chip load-resonant
(without the on-chip capacitors : version1 Fig. 14) is de-
signed to restore a 916 MHz sinusoidal voltage at the antenna
and suppress their higher harmonics. A fully differential design
is used to minimize the substrate noise injection and the
transient currents in the power supply. However, the oscillator
is the best receiver of cross-talk and even a low noise coupling
from the PA can result in its malfunction and, therefore, the
instability of the system.
According to our methodology (Fig. 1), we focus on the
oscillator as the potential “listener” and the PA as the pos-
sible “talker.” The oscillator is designed to have less than
of phase noise at 500 kHz offset. Generally,
to meet the Federal Communication Commission (FCC)
regulation, the 902–928-MHz ISM band is partitioned into
54 channels, requiring a frequency resolution of 482 kHz in the
synthesizer [25]. In our design, to preserve the required SNR
in the adjacent channels, we specify a certain spectral purity
with spurious tones below at 482 kHz offset from
the carrier. In the oscillators, the environmental noise translates
to spurs by frequency modulation FM phenomena. In fact, the
noise corrupts the dc voltage applied across the varactors, and
varies the tank capacitance and hence the resonance frequency.
Viewed as analog FM, this effect translates low-frequency noise
components in the control path to region around the carrier [4].
The example of spurious tones generated by a 0.01-V/1 MHz
signal at the control path of our oscillator is shown in Fig. 15(a).
Therefore, by applying sinusoidal signals with various ampli-
tudes and frequencies at the control path, we can determine
the maximum amplitude that the oscillator can tolerate without
generation of FM spurs higher than dBc beyond 482 vHz
offset from the carrier. To compare these signals to power
spectral density (PSD) of the PA noise, their amplitudes will be
translated to a power spectrum. The results are represented in
Fig. 15(b). The PA noise generated at its on-chip ground and its
PSD is represented in Fig. 16. The peak-to-peak noise reaches
its maximum (0.14 V) when the PA switches from off-mode
to on-mode. The PSD of the noise indicates that most of the
Fig. 16. (a) PA noise waveform and (b) its PSD at the off–on transition.
Fig. 17. Comparison between the results of S1, S2, and those of the adopted
strategy for the final design, S3. The extractions are performed both by FastBEM
(dotted lines) and by the FDM (continuous lines).
TABLE IV
RUNTIME COMPARISON BETWEEN THE EXTRACTION METHODS (FDM AND
FASTBEM) FOR EACH ITERATION OF SUBCIRLL
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Fig. 18. Noise waveform at the on-chip ground used to bias exclusively the substrate for the two versions of the PA (V (Loadl/2)), and the noise waveform
detected at the GND of the oscillator (VGND Osc=LNA).
spectrum is located around 1.8 GHz (twice the input/output
frequency). This is due to the differential topology of the PA.
In low-frequency (LF) range, the PSD of the noise is around
dB. The maximum tolerated noise in the control path of
the oscillator is, however, in the range of to dB as
shown in Fig. 15(b). Therefore, the PA generates a supply noise
PSD of 3 to 23 dB higher than the maximum tolerated by the
oscillator.
To preserve the functionality of our system we have the choice
between two solutions: redesign the PA to generate less noise
or add a voltage regulator circuit to the oscillator with bandgap
reference to decouple the VCO and its control path from on-chip
power supply. It is obvious that the first solution is the best,
since it provides a quiet environment and therefore avoids the
corruption of other circuits by the PA noise.
The method proposed to avoid the generation of the high
frequency noise at the bond wires is based on the exploitation
of the filtering properties of the load-resonant. In fact, coupling
the on-chip ground and to the outputs of the PA using
the on-chip capacitances (Fig. 14) instead of the use of
the off-chip , results in a significant decrease in the on-chip
ground and impedances. The schematic of the redesigned
PA according to this technique is shown in Fig. 14 (PA version
2). The peak to peak noise at on-chip ground, which is pro-
portional to this impedance ( ) is, therefore,
strongly reduced. To avoid the generation of low-frequency
noise, an on-chip ground different from that of the circuit, is
used to bias the substrate. The low transistor junction capaci-
tances between the noisy ground of the circuit and the substrate
contacts strongly attenuate the low frequency noise.
The noise PSD generated by the PA at LF range is reduced
from for PA version 1 to for PA version 2 as
shown in Fig. 16, and thus becomes lower than the maximum
noise tolerated by the oscillator.
Finally, during the physical implementation of the various
blocks, we can start the application of methodology SubCirII.
As mentioned in the introduction, several noise-transfer reduc-
tion techniques are reported in the literature. Usually, the effi-
ciency of these techniques depends on the design parameters,
such as the resistivity of the substrate, the bond-wires induc-
tance values, the frequency of the noise etc.
In this paragraph, we show how the methodology SubCirII
allows us to verify and compare the efficiency of the various
strategies and to achieve the optimal quiet noise environment
for our circuit. To speed up the substrate model extraction, and
therefore to enable an iterative verification of these strategies,
the simplified model (outlined in Section III-A) that takes into
account only the coupling between ground taps is used. Note
that, since the technology used is BiCMOS, the amount of
substrate contacts is very low and have negligible effects on sub-
strate coupling. The layout of the transceiver is represented in
Fig. 14. Both the FDM and the improved BEM (FastBEM) were
used for the substrate modeling in each iteration. Similar results
between the FDM and the FastBEM techniques were found as
shown in Fig. 17 (continuous lines for FDM and dotted lines
for BEM). However, the time and memory gain is considerable
when we use the improved BEM as illustrated in Table IV.
The first visited strategy by the loop (named S1) consists
of the increase of the number of the package pins and wires.
The second strategy (S2) consists of the use of separate on-chip
grounds for the Oscillator-LNA and the rest of the circuit. The
effect of S1 is illustrated by solid lines (Fig. 17): top curve for
2 pin-wires (One for the PA and one common pin for the Os-
cillator-LNA and neighboring blocks-peripheral to the circuit),
and bottom curve for four pin-wires (one for the PA and three
common pins for the Oscillator-LNA and neighboring blocks-
peripheral to the circuit). The isolation is improved by about 16
dB when the number of package pins is increased from 2 to 5.
This is mainly due to the reduction of the bond-wire inductance
value, which results in an on-chip GND close to the external
reference (off-chip GND). Beyond five package pins, the im-
provement of the isolation becomes negligible. In addition, this
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improvement is practically independent of the frequency. The
effect of S2 is illustrated by the dotted line. For the same number
of package pins (that is, four), the separation of the GND im-
proves the isolation by 25 dB at 100 MHz and 10 dB at 1 GHz
in comparison to S1. In addition, it is verified that the improve-
ment due to the increase in the number of pins is negligible when
the on-chip grounds are separated.
The strategy adopted for the final iteration is S3. It consists of
placing and biasing guard rings. Compared to S2, for the same
number of pins (that is, four); the placement of a guard ring,
with dedicated pins, around the amplifier allows a significant
improvement at high frequency (10 dB at 1 GHz) as shown in
Fig. 17. It should also be noted that this result is practically
independent of the size of the guard ring. The improved design
of the PA (Fig. 14) is combined with the isolation strategies S3,
to ensure a quiet environment for the oscillator. The results are
illustrated in Fig. 18.
The waveform of the noise detected at the ground of the oscil-
lator after applying strategy S3 is also represented by the curve
in the same figure. It is evident that the combi-
nations of the PA low noise-supply technique and the optimal
isolation strategy S3 lead practically to the elimination of sub-
strate noise coupling in our circuit. The performances of the
final version of the transceiver were found to be in agreement
with the initial specifications. The measured transmitter cur-
rent with an output power of 0 dBm on a 300 resonant load
is 6 mA. The maximum operating frequency measured with a
chip-on-board technology is 1.5 GHz.
VI. CONCLUSION
In this paper, we have focused on the development of method-
ologies for the analysis and optimization of substrate noise ef-
fects in mixed-signal circuits. Two methodologies were elabo-
rated: one for an early design verification, and another for a final
verification/optimization of the noise immunity of the circuits.
A new approach, which combines a thorough physical compre-
hension of the noise coupling effects and an improved version
of the BEM, to accelerate the substrate model extraction and en-
able the use of the iterative optimization procedure is proposed.
These methodologies have been successfully employed to verify
the functionality of the components of an RF system, and to
make sure that they meet the specified figures of merit before
being assembled together. The redesign of the PA results in a
reduction of low frequency spurs around the carrier by about 30
dB. The iterative optimization procedure enables us to increase
the isolation between the noisy PA and the sensitive oscillator,
by about 40 dB in medium frequency range and 30 dB around
1 GHz.
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